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Abstract
Reversible computation is one of the most promising emerging tech-
nologies of the future. The usage of reversible circuits in computing de-
vices can lead to a significantly lower power consumption. In this paper
we study reversible logic circuits consisting of NOT, CNOT and 2-CNOT
gates. We introduce a set F (n, q) of all transformations Zn2 → Z
n
2 that
can be implemented by reversible circuits with (n + q) inputs. We de-
fine the Shannon gate complexity function L(n, q) and the depth function
D(n, q) as functions of n and the number of additional inputs q. First,
we prove general lower bounds for functions L(n, q) and D(n, q). Second,
we introduce a new group theory based synthesis algorithm, which can
produce a circuit S without additional inputs and with the gate com-
plexity L(S) ≤ 3n2n+4(1 + o(1)) / log2 n. Using these bounds, we state
that almost every reversible circuit with no additional inputs, consisting
of NOT, CNOT and 2-CNOT gates, implements a transformation from
F (n, 0) with the gate complexity L(n, 0) ≍ n2n / log2 n and with the depth
D(n, 0) ≥ 2n(1− o(1)) /(3 log2 n).
Keywords: reversible logic, gate complexity, circuit depth, asymptotic
bounds.
1 Introduction
Reversible logic is essential in quantum computing, but it also has a great po-
tential in designing various computing devices with low power consumption.
Landauer proved [1] that irreversible computations lead to energy dissipation
regardless of the underlying technology. Moreover, Bennett showed [2] that
zero-level of energy loss can be achieved only when a circuit is completely built
from reversible gates. The main problem is that reversible circuits with fewer
number of gates (gate complexity) and input count are more practical to use.
Unfortunately, strict asymptotic bounds for the gate complexity of reversible
circuits haven’t been found so far.
Circuit complexity theory goes back to the work of Shannon [3]. He sug-
gested considering a complexity of the minimal switching circuit implementing
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some Boolean function as a measure of complexity of this function. For to-
day, the asymptotic gate complexity L(n) ∼ 2n / n of a Boolean function of n
variables in a basis of classical gates “NOT, OR, AND” is well-known.
Reversible computations were discussed by Toffoli in 1980 [4]. He described
the first reversible gate, 2-CNOT (controlled controlled NOT). After that var-
ious reversible gates (CNOT [5], Fredkin, etc.) were introduced. The subject
of this paper is reversible logic circuits consisting of NOT, CNOT and 2-CNOT
gates. A formal definition of these gates from [6] will be used. It is well known
that any even permutation h ∈ A(Zn2 ) can be implemented in a circuit with
n inputs, consisting of NOT, CNOT and 2-CNOT gates [7]. Hence, the gate
complexity or the depth of this circuit can be considered as a measure of the
permutation h complexity.
In this paper we describe a set F (n, q) of all transformations Zn2 → Z
n
2 that
can be implemented by reversible circuits with (n + q) inputs. We estimate
the gate complexity and the depth of reversible circuit, implementing some
transformation f ∈ F (n, q) with q additional inputs (also referred to as an
additional memory). For this purpose we define the Shannon gate complexity
function L(n, q) and the depth functionD(n, q) as functions of n and the number
of additional inputs q.
Using the counting argument, we prove general lower bounds for the func-
tions L(n, q) and D(n, q):
L(n, q) ≥
n2n
3 log2(n+ q)
(1− o(1)) ,
D(n, q) ≥
n2n
3(n+ q) log2(n+ q)
(1 − o(1)) .
After that we introduce a new group theory based synthesis algorithm, which
can produce a circuit S without additional inputs and with the gate complexity
L(S) ≤ 3n2n+4(1+o(1)) / log2 n and the depth D(S) ≤ n2
n+5(1+o(1)) / log2 n.
Finally, using these lower and upper bounds, we formulate the main statement of
this paper: almost every reversible circuit with no additional inputs, consisting
of NOT, CNOT and 2-CNOT gates, implements a transformation from F (n, 0)
with the gate complexity L(n, 0) ≍ n2n / log2 n and with the depth D(n, 0) ≥
2n(1− o(1)) /(3 log2 n).
2 Background
The concept of reversible gates was discussed by Toffoli in 1980 [4]. Gates
NOT and k-CNOT and the synthesis of circuits consisting of these gates were
discussed, for example, in [6]. We will use the following formal definitions of
NOT and k-CNOT gates.
Definition 1. Gate Nnj is a NOT gate with n inputs, which defines the trans-
formation fj : Z
n
2 → Z
n
2 as follows:
fj(〈x1, · · · , xj , · · · , xn〉) = 〈x1, · · · , xj ⊕ 1, · · · , xn〉 .
Definition 2. Gate Cni1,··· ,ik;j = C
n
I;j , j /∈ I, is a generalized Toffoli gate
(k-CNOT) with n inputs, k control inputs, which defines the transformation
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fI;j : Z
n
2 → Z
n
2 as follows:
fI;j(〈x1, · · · , xj , · · · , xn〉) = 〈x1, · · · , xj ⊕ xi1 ∧ · · · ∧ xik , · · · , xn〉 .
We will omit an upper index in Nnj and C
n
i1,··· ,ik;j
, if the value of n is
clear from the context. Also we will refer to Nj and Ci1,··· ,ik;j as TOF (j)
and TOF (i1, · · · , ik; j) = TOF (I; j), respectively. It is obvious that in this case
the equality TOF (j) = TOF (∅; j) holds.
Let’s denote a set of all NOT, CNOT (Feynman) and 2-CNOT (Toffoli) gates
with n inputs as Ω2n.
A circuit of gates is usually defined as an acyclic oriented graph with marked
edges and vertices. In case of reversible circuits of gates from Ω2n, fan-in, fan-
out and random connection of inputs and outputs of gates are forbidden. In an
oriented graph describing a reversible circuit S, all the vertices corresponding to
gates have exactly n numbered inputs and outputs. These vertices are numbered
from 1 to l and i-th output of m-th vertex, m < l, is connected only to an i-th
input of (m+ 1)-th vertex. The circuit inputs are the inputs of the first vertex
and the circuit outputs are the outputs of the l-th vertex. We will also call such
a connection of gates as composition.
For every vertex in the graph, i-th input and output are assigned to a symbol
ri from some set R = { r1, · · · , rn }. All symbols ri can be treated as memory
registers names (memory cells indices), storing the current computation result
of the circuit. From definitions (1) and (2) it follows that the value of only one
memory register can be inverted at a time. This makes an essential difference
between reversible circuits and irreversible ones.
Among all the properties of a reversible circuit the most important ones
for us are the gate complexity and the depth. Let a reversible circuit S with
n inputs be a composition of l gates from Ω2n: S = ∗
l
j=1 TOF (Ij ; tj), where
tj and Ij are the controlled output and the set of control inputs of j-th gate
respectively.
Definition 3. The gate complexity L(S) of the reversible circuit S =
∗lj=1 TOF (Ij ; tj) is the number of gates l.
Classically a circuit’s depth is defined as the length of the longest path from
an input to an output vertex of the graph, associated with this circuit. In our
model of a reversible circuit, the associated graph presents itself a single chain,
so if we use a classical definition of a circuit’s depth, we will get it equal to the
circuit’s gate complexity. But it is clear that in reality it is not the case. To
keep our reversible circuit’s model, we introduce an alternative, but equivalent
definition of a reversible circuit’s depth.
Definition 4. Reversible circuit S = ∗lj=1 TOF (Ij ; tj) has depth D(S) = 1, if
for every two of its gates TOF (I1; j1) and TOF (I2; j2) the following equation
holds:
({ t1 } ∪ I1) ∩ ({ t2 } ∪ I2) = ∅ .
Definition 5. Reversible circuit S has depth D(S) ≤ d, if it can be divided
into d disjoint sub-circuits with the depth of each equal to 1:
S =
d⊔
i=1
S
′
i, S
′
i ⊆ S, D(S
′
i) = 1 . (1)
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Now we can rigorously define a reversible circuit’s depth.
Definition 6. The depth D(S) of a reversible circuit S is the minimal number
of disjoint sub-circuits with the depth of each equal to 1 from the equation (1).
From the Definition 6 we can derive a simple equation for the depth function
in case of a reversible circuit S with n inputs:
L(S) /n ≤ D(S) ≤ L(S) . (2)
For example, let’s consider a reversible circuit S = C1;2 ∗ C3;1 ∗ N2 ∗ N4 ∗
C1,4;2 ∗ N3 (see Fig. 1). The circuit has six gates, so its gate complexity is
L(S) = 6. Also, we can divide the circuit into 3 disjoint sub-circuits with the
depth of each equal to 1: S = (C1;2) ∗ (C3;1 ∗ N2 ∗ N4) ∗ (C1,4;2 ∗ N3). So the
circuit’s depth is D(S) = 3.
x1
x2
x3
x4
y1
y2
y3
y4
Figure 1: A reversible circuit S = C1;2 ∗ C3;1 ∗N2 ∗N4 ∗ C1,4;2 ∗N3 with the
gate complexity L(S) = 6 and the depth D(S) = 3.
From Fig. 1 one can note that our reversible circuit is equivalent to another
one with the depth equal to 3: S1 = (C1;2 ∗ N4) ∗ (C3;1 ∗ N2) ∗ (C1,4;2 ∗ N3).
Therefore from here on we will consider, that such circuitsS andS1 are different
in terms of our reversible circuit’s model, but equivalent in terms of the equality
of Boolean transformations, defined by them.
3 Shannon gate complexity, depth and quantum
weight functions
It was proved that a reversible circuit with n ≥ 4 inputs defines an even permu-
tation on the set Zn2 [7]. In the same time, it can implement a transformation
Z
m
2 → Z
k
2 , where m, k ≤ n, with or without additional inputs. We need the
following functions to explain this:
• expanding function φn,n+k : Zn2 → Z
n+k
2 defined as
φn,n+k(〈x1, · · · , xn〉) = 〈x1, · · · , xn, 0, · · · , 0〉 .
• reducing function ψpin+k,n : Z
n+k
2 → Z
n
2 defined as
ψpin+k,n(〈x1, · · · , xn+k〉) = 〈xpi(1), · · · , xpi(n)〉 ,
where π is a permutation on the set Zn+k.
Let us now define a reversible circuit implementing a transformation (see
Fig. 2).
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Figure 2: A reversible circuit S implementing a transformation f : Zn2 → Z
m
2
with q additional inputs. For every x ∈ Zn2 the equation f(〈x1, · · · , xn〉) =
〈y1, · · · , ym〉 holds.
Definition 7. A reversible circuit Sg with (n + q) inputs, defining a trans-
formation g : Zn+q2 → Z
n+q
2 , implements a transformation f : Z
n
2 → Z
n
2 using
q ≥ 0 additional inputs (additional memory), if there is such a permutation
π ∈ S(Zn+q) that for every x ∈ Zn2 the following equation holds:
ψpin+q,n(g(φn,n+q(x))) = f(x) .
Note that in this terminology expressions “implements a transformation”
and “defines a transformation” have different meanings: if a reversible circuit
Sg defines a transformation f , then g(x) = f(x) for all x. If a circuit Sg
implements a transformation f : Zn2 → Z
n
2 and has exactly n inputs, we will say
that this circuit implements f without additional inputs.
Let P2(n, n) be the set of all transformations Z
n
2 → Z
n
2 . Let F (n, q) ⊆
P2(n, n) be the set of all transformations that can be implemented by reversible
circuits with (n+ q) inputs. The set of permutations, corresponding to all the
gates from Ω2n, generates the alternating group A(Z
n
2 ) and the symmetric group
S(Zn2 ) for n > 3 and n ≤ 3 respectively [7]. This implies that F (n, 0) is equal to
the set of transformations that are defined by all the permutations from A(Zn2 )
and from S(Zn2 ) for n > 3 and n ≤ 3 respectively. On the other hand, it is not
difficult to show that for q ≥ n the equality F (n, q) = P2(n, n) holds.
Let’s consider a transformation f ∈ F (n, q). Among all reversible circuits,
consisting of gates from Ω2n+q and implementing the transformation f with q
additional inputs, we can find a circuit Sl with the minimum gate complexity
and a circuit Sd with the minimum depth. Let L(f, q) = L(Sl) and D(f, q) =
D(Sd). Now we can define the Shannon gate complexity function L(n, q) and
the depth function D(n, q) as follows:
L(n, q) = max
f∈F (n,q)
L(f, q) , (3)
D(n, q) = max
f∈F (n,q)
D(f, q) . (4)
If we consider all the gates from Ω2n regardless of an underlying technology,
we can assume that they all have the same technological cost. However, in
a quantum technology, for example, a technological cost of NOT and CNOT
gates is much less than a technological cost of a Toffoli gate [8]. Hence, we will
assume that a gate e from Ω2n has the weightW (e) depending on the underlying
technology.
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We define a quantum weight function W (S) for a reversible circuit S as a
sum of weights of all its gates. Note that the value of W (S) is not equal to
the technological cost of a reversible circuit S, because they may significantly
differ. But we can state that in most cases a greater value of the function W (S)
means a greater technological cost of a reversible circuit S.
Let’s define the function W (f, q) in a similar way as the functions L(f, q)
and D(f, q). Then we can define the Shannon quantum weight function W (n, q)
as follows:
W (n, q) = max
f∈F (n,q)
W (f, q) . (5)
Let’s also assume that all NOT and CNOT gates from Ω2n have the same
weight W (C) and all 2-CNOT gates from Ω2n have weight W
(T). If we denote
the number of NOT and CNOT gates in a reversible circuit S as L(C)(S) and
the number of 2-CNOT gates as L(T)(S), then we can derive a simple equality
for the quantum weight function
W (S) = W (C) · L(C)(S) +W (T) · L(T)(S) . (6)
Equation (6) means that we should count the number of 2-CNOT gates in a
reversible circuit separately from the other ones.
Many reversible logic synthesis algorithms were proposed recently [6, 9, 10,
11, 12, 13, 14]. For almost every one of them an upper bound for the gate
complexity of a synthesized circuit is proved. The best known is the upper bound
L(S) . 5n2n for a reversible circuit S without additional inputs, consisting of
gates from Ω2n [13]. We can consider this bound as the best upper bound for
the function L(n, 0):
L(n, 0) . 5n2n .
Unfortunately, there are no known general lower bounds for the functions
L(n, q) and D(n, q) for today. In [7] a lower bound Ω(n2n / logn) for the func-
tion L(n, 0) was proved. In [15] a lower bound for the gate complexity of a
reversible circuit without additional inputs, consisting of gates mEXOR, was
proved. However, the gate complexity of reversible circuits with additional in-
puts was out of the scope.
The main result of this paper is the following theorems.
Theorem 1. There is such n0 ∈ N that for n > n0 the following equation holds:
L(n, q) ≥
2n(n− 2)
3 log2(n+ q)
−
n
3
.
The proof of the Theorem 1 will be given in Section 4.
Theorem 2. There is such n0 ∈ N that for n > n0 the following equation holds:
D(n, q) ≥
2n(n− 2)
3(n+ q) log2(n+ q)
−
n
3(n+ q)
.
Proof. Follows from the Theorem 1 and the equation (2).
Theorem 3. There is such n0 ∈ N that for n > n0 the following equation holds:
W (n, q) ≥ min(W (C),W (T)) ·
(
2n(n− 2)
3 log2(n+ q)
−
n
3
)
.
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Proof. Follows from the Theorem 1 and the equation (6).
Theorem 4.
L(n, 0) 6
3n2n+4
log2 n− log2 log2 n− log2 φ(n)
(1 + ǫ(n)) ,
where φ(n) < n/ log2 n is an arbitrarily slowly growing function and ǫ(n) equals
to:
ǫ(n) =
1
6φ(n)
+
(
8
3
− o(1)
)
log2 n · log2 log2 n
n
.
Theorem 5.
D(n, 0) 6
n2n+5
log2 n− log2 log2 n− log2 φ(n)
(1 + ǫ(n)) ,
where φ(n) < n/ log2 n is an arbitrarily slowly growing function and ǫ(n) equals
to:
ǫ(n) =
1
4φ(n)
+ (4− o(1))
log2 n · log2 log2 n
n
.
Theorem 6.
W (n, 0) 6
n2n+4
(
W (C)(1 + ǫC(n)) + 2W
(T)(1 + ǫT (n)
)
log2 n− log2 log2 n− log2 φ(n)
,
where φ(n) < n/ log2 n is an arbitrarily slowly growing function and:
ǫC(n) =
1
2φ(n)
−
(
1
2
− o(1)
)
·
log2 log2 n
n
,
ǫT (n) = (4− o(1))
log2 n · log2 log2 n
n
.
Proofs of the Theorems 4–6 will be given in Section 5.
Theorem 7.
L(n, 0) ≍ n2n / log2 n .
Proof. Follows from the Theorems 1 and 4.
4 General lower bounds
As we said earlier, we can implement any permutation h ∈ A(Zn2 ) with a re-
versible circuit without additional inputs, consisting of gates from Ω2n. In pa-
per [16] it was proved that the length L(G,M) of a permutation group G with
respect to a generating set M has the following lower bound:
L(G,M) >
⌈
log|M| |G|
⌉
.
In our case we have G = A(Zn2 ), |G| = (2
n)! / 2, |M | = |Ω2n|. Since the cardi-
nality of the set Ω2n equals to
|Ω2n| =
2∑
k=0
(n− k)
(
n
k
)
=
n3
2
(1 + o(1)) , (7)
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we can derive a simple lower asymptotic bound for the function L(n, 0):
L(n, 0) &
log2((2
n)! / 2)
log2(n
3 / 2)
&
n2n
3 log2 n
.
This bound is asymptotically equal to the bound Ω(n2n / logn) from the pa-
per [7].
To derive a general lower bound for the function L(n, q), we should take into
account all transformations Zn2 → Z
n
2 that can be implemented by a reversible
circuit with (n+q) inputs. There are no more than P (n+q, n) (an n-permutation
of (n+ q)) of such transformations.
Let’s now proceed to the proof of the Theorem 1.
Proof of the Theorem 1. We use counting argument to prove that there is such
n0 ∈ N that for n > n0 the following equation holds:
L(n, q) ≥
2n(n− 2)
3 log2(n+ q)
−
n
3
.
Let r = |Ω2n|. From the equation (7) it follows that
r =
2∑
k=0
(n− k)
(
n
k
)
=
n3 − n2 + 2n
2
,
n2(n− 1)
2
+ 1 < r ≤
n3
2
, if n ≥ 2 .
Let C∗(n, s) and C(n, s) be the number of all reversible circuits of gates from
Ω2n with the gate complexity s and no more than s respectively. Then the
following equations hold:
C(n, s) =
s∑
i=0
C
∗(n, i) =
rs+1 − 1
r − 1
6
(
n3
2
)s+1
·
2
n2(n− 1)
,
C(n, s) 6
(
n3
2
)s
·
(
1 +
1
n− 1
)
, if n > 2 .
As we said earlier, there are no more than P (n+ q, n) of different transfor-
mations Zn2 → Z
n
2 , that can be implemented by a reversible circuit with (n+ q)
inputs. Hence, we can state that
C(n+ q, L(n, q)) · P (n+ q, n) ≥ |F (n, q)| .
Since |F (n, q)| > |A(Zn2 )| = (2
n)! / 2 and P (n+ q, n) ≤ (n+ q)n, it follows that
(
(n+ q)3
2
)L(n,q)
·
(
1 +
1
n+ q − 1
)
· (n+ q)n ≥ (2n)! / 2 .
There is such n0 ∈ N that for n > n0 an equation (2n)! ≥ (2n / e)2
n
holds.
For such values of n we can state that
L(n, q) · (3 log2(n+ q)− 1) + log2
(
1 +
1
n+ q − 1
)
+
+ n log2(n+ q) ≥ 2
n(n− log2 e) .
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From this we obtain a general lower bound for the function L(n, q):
L(n, q) ≥
2n(n− 2)
3 log2(n+ q)
−
n
3
.
In the following section we will give a description of a new group theory based
synthesis algorithm, which can produce a reversible circuit with asymptotically
the best gate complexity and without additional inputs.
5 Synthesis of circuits without additional inputs
A reversible circuit without additional inputs, consisting of gates from Ω2n, can
implement only an even permutation. In [6] a group theory based synthesis
algorithm was described. This algorithm for any permutation h ∈ A(Zn2 ) can
produce a circuit S implementing h with the gate complexity L(S) . 7n2n.
Let us now describe a new synthesis algorithm which use a similar technique
as the algorithm from [6], but has a better upper bound for the gate complexity
of a synthesized circuit. This algorithm’s description will be given in a form of
the theorem proof.
Proof of the Theorem 4. We will describe a new group theory based synthesis
algorithm, which for any permutation h ∈ A(Zn2 ) can produce a circuit S im-
plementing h with the gate complexity
L(S) ≤
3n2n+4
log2 n− log2 log2 n− log2 φ(n)
(1 + ǫ(n)) ,
where φ(n) < n/ log2 n is an arbitrarily slowly growing function and the function
ǫ(n) equals to
ǫ(n) =
1
6φ(n)
+
(
8
3
− o(1)
)
log2 n · log2 log2 n
n
Let’s consider a permutation h ∈ A(Zn2 ) and the transformation fh : Z
n
2 →
Z
n
2 , defined by it. The main idea is in a decomposition of h into the product of
transpositions in such a way that all of them can be grouped by K independent
transpositions:
h = G1 ◦G2 ◦ · · · ◦Gt ◦ h
′ , (8)
where Gi = (xi,1,yi,1) ◦ · · · ◦ (xi,K ,yi,K) is an i-th group of K independent
transpositions, xi,j ,yi,j ∈ Z
n
2 and h
′ is a residual permutation. Our goal is to
show that a group Gi can be implemented by a composition of a single multiple
controls Toffoli gate and many CNOT and 2-CNOT gates.
The permutation h can also be represented as the product of independent
cycles with the sum of cycles lengths no more than 2n. Having this permutation
representation, we can obtain independent transpositions from the cycles as
follows:
(i1, · · · , ir) ◦ (j1, · · · , js) = (i1, i2) ◦ (j1, j2)◦
◦ (i1, i3, · · · , ir) ◦ (j1, j3, · · · , js) . (9)
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(i1, · · · , ir) = (i1, i2) ◦ (i3, i4) ◦ (i1, i3, i5, i6, · · · , ir) for r ≥ 5 . (10)
If we look at the permutation representation (8) and the equations (9)–(10),
we will see that K independent transpositions can’t be obtained from a residual
permutation h′ only if it has less than K independent cycles and every of these
cycles has the length less than 5. Hence, a sum of the cycles lengths of the
permutation h′ is no more than 4(K − 1).
Let Mg be the set of non-fixed points of a permutation g ∈ S(Zn2 ):
Mg = {x ∈ Z
n
2 | g(x) 6= x } .
Then we can state that |Mh| ≤ 2n, |Mh′ | ≤ 4(K − 1).
If we apply the equation (8) to the permutation h′ providing that K = 2,
we will see that this permutation can be represented as a product of no more
than |Mh′ | / 2 independent transpositions pairs and one cycle with the length 3
at most. Every cycle with the length 3 also can be represented as a product of
two independent transpositions pairs:
(i, j, k) = ((i, j) ◦ (r, s)) ◦ ((r, s) ◦ (i, k)) .
Let g(i) be a permutation which is represented as a product of i indepen-
dent transpositions and fg(i) be the transformation defined by this permutation.
Now we can derive an upper bound for the function L(fh, 0), where fh is the
transformation, defined by a permutation h ∈ A(Zn2 ):
L(fh, 0) ≤
|Mh|
K
· L(fg(K) , 0) +
(
|Mh′ |
2
+ 2
)
· L(fg(2) , 0) ,
L(fh, 0) ≤
2n
K
· L(fg(K) , 0) + 2K · L(fg(2) , 0) . (11)
All we should do now is to find out an upper bound for the function L(fg(K) , 0).
Let’s consider an arbitrary permutation g(K) ∈ A(Zn2 ). Let k be the cardi-
nality of the set Mg(K) : k = |Mg(K) |, then k = 2K. The essence of the proposed
synthesis algorithm is in a conjugation of the permutation g(K) in order to get
a permutation corresponding to a single k-CNOT gate. Every gate e from Ω2n
defines a permutation he, for which h
−1
e = he. This means that conjugating
g(K) by he corresponds to the attaching the gate e to the front and back of a
current sub-circuit.
Let g(K) = (x1,y1) ◦ · · · ◦ (xK ,yK). We define a matrix A as follows:
A =


x1
y1
· · ·
xK
yK

 =


a1,1 · · · a1,n
a2,1 · · · a2,n
. . . . . . . . . . . . . . . . . . . .
ak−1,1 · · · ak−1,n
ak,1 · · · ak,n

 . (12)
Let k be the power of two: 2⌊log2 k⌋ = k. If k ≤ log2 n, then we can state that
no more than 2k and no less than log2 k pairwise distinct columns exist in the
matrix A. Without the loss of generality we can assume that all d ≤ 2k pairwise
distinct columns are the first ones. Then for every j-th column, j > d, there
is equal to it an i-th column, i ≤ d. If we conjugate g(K) by the permutation,
corresponding to the gate Ci;j , we will zero out a j-th column in the matrix A.
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We do this for all the columns whose index is greater than d using L1 = 2(n−d)
CNOT gates. In result we obtain a new permutation g
(K)
1 and a new matrix A1
for it as follows:
A1 =


a1,1 · · · a1,d
a2,1 · · · a2,d
. . . . . . . . . . . . . . . . . . .
ak−1,1 · · · ak−1,d
ak,1 · · · ak,d
n−d︷ ︸︸ ︷
0 · · · 0
0 · · · 0
. . . . . . . . . .
0 · · · 0
0 · · · 0

 .
Now for every a1,i = 1 we conjugate g
(K)
1 by the permutation corresponding
to the gate Ni in order to zero out the first row of the matrix A1. We need
L2 = 2d NOT gates to do this. In result we obtain a new permutation g
(K)
2 and
a new matrix A2 for it as follows:
A2 =


0 · · · 0
b2,1 · · · b2,d
. . . . . . . . . . . . . . . . . . .
bk−1,1 · · · bk−1,d
bk,1 · · · bk,d
n−d︷ ︸︸ ︷
0 · · · 0
0 · · · 0
. . . . . . . . . .
0 · · · 0
0 · · · 0

 .
Next step is reducing the matrix A2 to a canonical form, where every row,
after reversing the order of its elements, will represent itself the binary expansion
of row index minus 1.
All the rows in the matrix A2 are distinct. The first row is already in the
canonical form, so we will successively transform the rest of the rows beginning
from the second one. Let’s assume that the current row has an index i and all
the rows with indices from 1 to (i− 1) are in the canonical form. There are two
cases:
1. There is nonzero element bi,j in the i-th row with an index j > log2 k. In
this case for every element bi,j′ , j
′ 6= j, j′ < d, which is not equal to the
j′-th bit in the binary expansion of the number (i− 1), we conjugate g
(K)
2
by the permutation corresponding to the gate Cj;j′ . This will require no
more than 2d CNOT gates. To make the current row canonical, we should
now zero out only the j-th element of it. It can be done with conjugating
g
(K)
2 by the permutation corresponding to the gate CI;j , where I is the set
of nonzero bits indices in the binary expansion of the number (i− 1). For
example, if i = 6, then I = { 1, 3 }. Since |I| ≤ log2 k, we can replace this
multiple controls Toffoli gate by a composition of no more than 8 log2 k
Toffoli gates [8], thus we need no more than 16 log2 k Toffoli gates for this
part.
So, summing up, in this case we need L
(i)
3 ≤ 2d+ 16 log2 k gates from Ω
2
n
to transform the i-th row to the canonical form.
2. There is no nonzero element in the i-th row with an index j > log2 k:
bi,j = 0 for all j > log2 k. In this case, we conjugate g
(K)
2 by the permu-
tation corresponding to the gate CI;log2 k+1, where I is the set of current
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row nonzero elements’ indices. Because of inequality of matrix rows and
because all the previous rows are in the canonical form, we can state that
the value of bj,log2 k+1 will be inverted only if j ≥ i. Since |I| ≤ log2 k,
we can replace this multiple controls Toffoli gate by a composition of no
more than 8 log2 k Toffoli gates [8], thus we need no more than 16 log2 k
Toffoli gates for this part. After that we can go to the previous case.
So, summing up, in this case we need L
(i)
3 ≤ 2d+ 32 log2 k gates from Ω
2
n
to transform the i-th row to the canonical form.
As we can see, we obtained a new restriction to the value of k: log2 k should
be strictly less than n, otherwise we will not be able to transform the matrix A2
to the canonical form. After this transforming, we obtain a new permutation
g
(K)
3 and a new matrix A3 for it as follows:
A3 =


log2 k︷ ︸︸ ︷
0 0 0 · · · 0
1 0 0 · · · 0
. . . . . . . . . . . . . . . .
0 1 1 · · · 1
1 1 1 · · · 1
n−log2 k︷ ︸︸ ︷
0 · · · 0
0 · · · 0
. . . . . . . . . .
0 · · · 0
0 · · · 0

 .
For this transformation we need L3 gates from Ω
2
n:
L3 =
k∑
i=2
L
(i)
3 ≤ k(2d+ 32 log2 k) .
Finally, for every i > log2 k we conjugate g
(K)
3 by the permutation corre-
sponding to the gate Ni. We need L4 = 2(n− log2 k) NOT gates to do this. In
result we obtain a new permutation g
(K)
4 and a new matrix A4 for it as follows:
A4 =


log2 k︷ ︸︸ ︷
0 0 0 · · · 0
1 0 0 · · · 0
. . . . . . . . . . . . . . . .
0 1 1 · · · 1
1 1 1 · · · 1
n−log2 k︷ ︸︸ ︷
1 · · · 1
1 · · · 1
. . . . . . . . . .
1 · · · 1
1 · · · 1

 .
The permutation g
(K)
4 corresponds to the single gate Cn,n−1,··· ,log2 k+1;1.
This gate has (n − log2 k) control inputs, thus it can be replaced by no more
than L5 ≤ 8(n− log2 k) Toffoli gates [8].
We obtained the permutation g
(K)
4 with the help of conjugation the permu-
tation g(K) by specific permutations. If we conjugate g
(K)
4 by exactly the same
permutations, but in a reverse order, we will obtain g(K). In terms of a circuit
synthesis this means that we should attach all the gates we used in our matrix
transformations to the gate Cn,n−1,··· ,log2 k+1;1 from left and right, but in a re-
verse order. As a result we will obtain a reversible circuit SK , which defines
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the permutation g(K). From this it follows that L(g(K), 0) ≤ L(SK) and
L(g(K), 0) ≤
5∑
i=1
Li ≤ 2(n− d) + 2d+
+ k(2d+ 32 log2 k) + 2(n− log2 k) + 8(n− log2 k) ,
L(g(K), 0) ≤ 12n+ k2k+1 + 32k log2 k − 10 log2 k .
Also, L(g(2), 0) ≤ 12n+ 364.
Using these upper bounds in the equation (11), we obtain the following upper
bound for the function L(fh, 0):
L(fh, 0) ≤
2n+1
k
(12n+ k2k+1 + 32k log2 k − 10 log2 k) + k(12n+ 364) .
Our synthesis algorithm requires k to be the power of two and log2 k to be
strictly less than n. Let m = log2 n − log2 log2 n − log2 φ(n) and k = 2
⌊log2 m⌋,
where φ(n) < n/ log2 n is an arbitrarily slowly growing function. Then m/2 ≤
k ≤ m and
L(fh, 0) ≤
2n+2
m
(12n+ 2m2m + (32− o(1))m log2m) ,
L(fh, 0) ≤
3n2n+4
m
(
1 +
2m log2 n
6n
+
(
8
3
− o(1)
)
log2 n · log2 log2 n
n
)
.
From this we obtain the final upper bound for the function L(fh, 0):
L(fh, 0) ≤
3n2n+4
log2 n− log2 log2 n− log2 φ(n)
(1 + ǫ(n)) , (13)
where the function ǫ(n) equals to
ǫ(n) =
1
6φ(n)
+
(
8
3
− o(1)
)
log2 n · log2 log2 n
n
.
Since our synthesis algorithm can produce a reversible circuit S for an ar-
bitrary permutation h ∈ A(Zn2 ), it follows that the function L(n, 0) is upper
bounded by the same value as L(fh, 0).
To explain the main part of our synthesis algorithm, let’s consider a permu-
tation g(2) = (〈1, 0, 0, 1〉, 〈0, 0, 0, 0〉) ◦ (〈1, 1, 1, 1〉, 〈0, 1, 1, 0〉). This permutation
can be implemented by a reversible circuit S = C1;4∗C2;3 ∗N1∗N3 ∗N4∗C3,4;1∗
N4 ∗N3 ∗N1 ∗ C2;3 ∗ C1;4. The process of obtaining the circuit S is showed in
Fig. 3.
The proposed synthesis algorithm allows us to prove the Theorem 5.
Proof of the Theorem 5. We should prove the following equation:
D(n, 0) ≤
n2n+5
log2 n− log2 log2 n− log2 φ(n)
(1 + ǫ(n)) ,
where φ(n) < n/ log2 n is an arbitrarily slowly growing function and ǫ(n) equals
to
ǫ(n) =
1
4φ(n)
+ (4− o(1))
log2 n · log2 log2 n
n
.
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S C1;4 ∗S ∗ C1;4 C2;3 ∗S1 ∗ C2;3
A =


1 0 0 1
0 0 0 0
1 1 1 1
0 1 1 0

⇒


1 0 0 0
0 0 0 0
1 1 1 0
0 1 1 0

⇒


1 0 0 0
0 0 0 0
1 1 0 0
0 1 0 0

⇒
N1 ∗S2 ∗N1 N3 ∗S3 ∗N3 N4 ∗S4 ∗N4
⇒


0 0 0 0
1 0 0 0
0 1 0 0
1 1 0 0

 ⇒


0 0 1 0
1 0 1 0
0 1 1 0
1 1 1 0

 ⇒


0 0 1 1
1 0 1 1
0 1 1 1
1 1 1 1


N4 ∗N3 ∗N1 ∗ C2;3 ∗ C1;4 ∗S ∗ C1;4 ∗ C2;3 ∗N1 ∗N3 ∗N4 = C3,4;1
Figure 3: The process of obtaining a reversible circuit S, implementing a
permutation g(2) = (〈1, 0, 0, 1〉, 〈0, 0, 0, 0〉) ◦ (〈1, 1, 1, 1〉, 〈0, 1, 1, 0〉).
This can be easily done, if we take into account that some of operations in
the proposed synthesis algorithm can be done with the logarithmic depth. For
example, we can zero out duplicating columns in the matrix with the logarithmic
depth (see Fig. 4). Also, a conjugation by permutations, corresponding to NOT
gates, can be done with the constant depth.
x 0 0 0 0 0 0 0
x x x x x x x x
Figure 4: Clearing duplicating inputs with the logarithmic depth.
This implies that D1 = 2⌈log2(n− d)⌉ (against L1 = 2(n− d), see page 11),
D2 = 2 (against L2 = 2d, see page 11) and D4 = 2 (against L4 = 2(n− log2 k),
see page 12). All other parts of our synthesis algorithm produce sub-circuits
with the depth equal to the gate complexity: D3 = L3 ≤ k(2d + 32 log2 k),
D5 = L5 ≤ 8(n− log2 k) (see page 12).
Using these depth values, we can derive the following upper bound:
D(g(K), 0) ≤
5∑
i=1
Di ≤ 2 log2 n+ k(2
k+1 + 32 log2 k) + 8(n− log2 k) + 6 .
Also, D(g(2), 0) ≤ 8n+ 2 log2 n+ 374.
Using these upper bounds in the equation (11) for the circuit depth, we
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obtain the following upper bound for the function D(fh, 0):
D(fh, 0) ≤
2n+1
k
(8n+ 2 log2 n+ k2
k+1 + (32− o(1))k log2 k) .
Providing m = log2 n − log2 log2 n − log2 φ(n) and k = 2
⌊log2 m⌋, where
φ(n) < n/ log2 n is an arbitrarily slowly growing function, we obtain an upper
bound for the function D(fh, 0):
D(fh, 0) ≤
n2n+5
m
(
1 +
log2 n
4n
+
m2m
4n
+ (4− o(1))
m log2m
n
)
,
D(fh, 0) ≤
n2n+5
log2 n− log2 log2 n− log2 φ(n)
(1 + ǫ(n)) ,
where the function ǫ(n) equals to
ǫ(n) =
1
4φ(n)
+ (4− o(1))
log2 n · log2 log2 n
n
.
Since our synthesis algorithm can produce a reversible circuit S for an ar-
bitrary permutation h ∈ A(Zn2 ), it follows that the function D(n, 0) is upper
bounded by the same value as D(fh, 0).
Now we should prove the last theorem of this paper.
Proof of the Theorem 6. We should count the number of NOT, CNOT and 2-
CNOT gates in a reversible circuit, synthesized by the proposed synthesis algo-
rithm, to prove an upper bound of the theorem
W (n, 0) 6
n2n+4
(
W (C)(1 + ǫC(n)) + 2W
(T)(1 + ǫT (n)
)
log2 n− log2 log2 n− log2 φ(n)
,
where φ(n) < n/ log2 n is an arbitrarily slowly growing function and
ǫC(n) =
1
2φ(n)
−
(
1
2
− o(1)
)
·
log2 log2 n
n
,
ǫT (n) = (4− o(1))
log2 n · log2 log2 n
n
.
We can see that
L
(C)
1 = 2(n− d) (CNOT gates only) , L
(T)
1 = 0 ;
L
(C)
2 = 2d (NOT gates only) , L
(T)
2 = 0 ;
L
(C)
3 ≤ 2kd (CNOT gates only) , L
(T)
3 ≤ 32k log2 k ;
L
(C)
4 = 2(n− log2 k) (NOT gates only) , L
(T)
4 = 0 ;
L
(C)
5 = 0 , L
(T)
5 ≤ 8(n− log2 k) .
15
Summing up, we obtain the following upper bounds:
L(C)(g(K), 0) ≤
5∑
i=1
L
(C)
i ≤ 2(n− d) + 2d+ 2kd+ 2(n− log2 k) ,
L(T)(g(K), 0) ≤
5∑
i=1
L
(T)
i ≤ 32k log2 k + 8(n− log2 k) ,
L(C)(g(K), 0) ≤ 4n+ k2k+1 − 2 log2 k ,
L(T)(g(K), 0) ≤ 8n+ 32k log2 k − 8 log2 k .
Also, L(C)(g(2), 0) ≤ 4n+ 124 and L(T)(g(2), 0) ≤ 8n+ 240.
Using the equation (11), we obtain the following upper bounds for the func-
tions L(C)(fh, 0) and L
(T)(fh, 0):
L(C)(fh, 0) ≤
2n+1
k
(4n+ k2k+1 − 2 log2 k) + k(4n+ 124) ,
L(T)(fh, 0) ≤
2n+1
k
(8n+ 32k log2 k − 8 log2 k) + k(8n+ 240) .
Providingm = log2 n−log2 log2 n−log2 φ(n) and k = 2
⌊log2 m⌋, where φ(n) <
n/ log2 n is an arbitrarily slowly growing function, we obtain the following upper
bounds for the functions L(C)(fh, 0) and L
(T)(fh, 0):
L(C)(fh, 0) ≤
n2n+4
log2 n− log2 log2 n− log2 φ(n)
(1 + ǫC(n)) ,
L(T)(fh, 0) ≤
n2n+5
log2 n− log2 log2 n− log2 φ(n)
(1 + ǫT (n)) ,
where the functions ǫC(n) and ǫT (n) equal to
ǫC(n) =
1
2φ(n)
−
(
1
2
− o(1)
)
·
log2 log2 n
n
,
ǫT (n) = (4− o(1))
log2 n · log2 log2 n
n
.
Since our synthesis algorithm can produce a reversible circuit S for an ar-
bitrary permutation h ∈ A(Zn2 ), it follows that the function W (n, 0) is upper
bounded by the same value as W (fh, 0). From upper bounds for the functions
L(C)(fh, 0) and L
(T)(fh, 0) and from the equation (6), an upper bound for the
function W (n, 0) from the Theorem 6 follows.
From the proof it follows that the ratio of the numbers of gates NOT, CNOT
and Toffoli in a synthesized circuit is approximately equal to 1:1:4.
6 Conclusion
We have discussed the problem of general synthesis of a reversible circuit with-
out additional inputs, consisting of NOT, CNOT and 2-CNOT gates, with
the lowest possible gate complexity and depth. We have studied the Shannon
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gate complexity function L(n, q), the depth function D(n, q) and the quantum
weight function W (n, q) for a reversible circuit, implementing a transformation
f : Zn2 → Z
n
2 from the set F (n, q) without additional inputs.
From the lower bounds of these function we can see that using additional
inputs should reduce the circuit’s gate complexity and the depth. This is in
line with respective practical evaluations as e.g. conducted in [18, 19]. Also,
in paper [20] an upper asymptotic bound 2n for the function L(n, q) in case
of using additional inputs was established. This bound is asymptotically lower
than our bound for L(n, 0), but a significant number of additional inputs in a
reversible circuit is required to achieve it.
When solving the problem of reversible logic synthesis one should find a
compromise between the gate complexity, the depth (working time) and the
amount of used memory (additional inputs) of a reversible circuit. Further
research should establish a more precise relationship of these parameters from
each other.
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